| 翻訳と辞書 |
| Digital timing diagram ： ウィキペディア英語版 |
Digital timing diagram
A digital timing diagram is a representation of a set of signals in the time domain. A timing diagram can contain many rows, usually one of them being the clock. It is a tool that is ubiquitous in digital electronics, hardware debugging, and digital communications. Besides providing an overall description of the timing relationships, the digital timing diagram can help find and diagnose digital logic hazards.
==Diagram convention==
Most timing diagrams use the following conventions:
* Higher value is a logic one
* Lower value is a logic zero
* A slot showing a high and low is an either or (such as on a data line)
* A Z indicates high impedance
* A greyed out slot is a don't-care or indeterminate.
抄文引用元・出典: フリー百科事典『 ウィキペディア（Wikipedia）』
■ウィキペディアで「Digital timing diagram」の詳細全文を読む
スポンサード リンク
| 翻訳と辞書 : 翻訳のためのインターネットリソース |
Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.
|
|